Integer-N PLLs Verification Methodology: Large Signal Steady State and Noise Analysis

Abstract : The need for accurate and fast verification of the phase locked loop (PLL) circuits is a designers' important concern before the chip tape-out. This paper covers two major PLL characteristics for circuit verification: steady-state response and phase noise. A new simulation methodology is proposed and comprehensively described. It is general purpose and can be implemented within the framework of all commercial radio frequency integrated circuit (RFIC) simulation tools. By using the new algorithm, we succeed in predicting integer-N PLL's characteristics with the same precision as the conventional brute-force transistor-level simulation while spending much less time and computer memory. It is composed of two stages, a hierarchical analysis algorithm for the steady state response calculation and a bottom-up behavioral modeling strategy for the phase noise analysis that accurately accounts for the non-idealities in all PLL blocks.
Type de document :
Article dans une revue
Liste complète des métadonnées

https://hal-unilim.archives-ouvertes.fr/hal-00921679
Contributeur : Edouard Ngoya <>
Soumis le : vendredi 20 décembre 2013 - 18:14:26
Dernière modification le : jeudi 11 janvier 2018 - 06:26:32

Identifiants

Collections

Citation

Edouard Ngoya, Bo Wang. Integer-N PLLs Verification Methodology: Large Signal Steady State and Noise Analysis. IEEE Transactions on Circuits and Systems Part 1 Fundamental Theory and Applications, Institute of Electrical and Electronics Engineers (IEEE), 2012, 59 (11), pp. 2738 - 2748. ⟨10.1109/TCSI.2012.2190677⟩. ⟨hal-00921679⟩

Partager

Métriques

Consultations de la notice

153